MC100LVEL90 Datasheet | onsemi

Description The MC100LVEL90 is a triple ECL to LVPECL translator. The device receives either - 3.3 V or - 5 V differential ECL signals, determined by the VEE supply level, and translates them to +3.3 V differential LVPECL output signals. To acplish the level translation, the LVEL90 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins, as expected, are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 m F capacitors. Under open input conditions, the D input will be biased at VEE/2 and the D input will be pulled to VEE. This condition will force the Q output to a LOW, ensuring stability. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 m F capacitor and limit current sourcing or sinking to 0.5 m A. When not used, VBB should be left open. Features - 500 ps Propagation Delays - ESD Protection: > 2 k V HBM, > 200 V MM - The 100 Series Contains Temperature pensation - Operating Range: VCC = 3.0 V to 3.8 V; VEE = - 3.0V to - 5.5 V; GND = 0 V - Internal Input Pulldown Resistors - Q Output will Default LOW with Inputs Open or at VEE - Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test - Moisture Sensitivity: Level 3 (Pb-Free) For Additional Information, see Application Note AND8003/D - Flammability Rating: UL 94 V- 0 @ 0.125 in, Oxygen Index: 28 to 34 - Transistor Count = 261 devices - These Devices are Pb-Free, Halogen Free and are Ro HS pliant .onsemi. SOIC- 20 WB DW SUFFIX CASE 751D MARKING DIAGRAM- 100LVEL90 AWLYYWWG A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week G = Pb-Free Package - For additional marking information, refer to Application Note AND8002/D. ORDERING...